

# Self-aligned enhancement-mode and depletion-mode GaAs field-effect transistors employing the $\delta$ -doping technique

E. F. Schubert,<sup>a)</sup> J. E. Cunningham, and W. T. Tsang  
*AT&T Bell Laboratories, Holmdel, New Jersey 07733*

(Received 22 September 1986; accepted for publication 23 October 1986)

This work describes a self-aligned Schottky-gate field-effect transistor (FET) which uses the  $\delta$ -doping technique during crystal growth by molecular beam epitaxy. In this new FET the  $\delta$ -doping concepts are employed in three ways: (i) for the highly doped surface to obtain nonalloyed ohmic contacts, (ii) to decrease the parasitic resistances, and (iii) for the electron channel below the gate. A two-dimensional electron gas in a V-shaped quantum well is formed by the  $\delta$ -doped electron channel. The advantage of nonalloyed ohmic contacts allows us to use a new two-mask, self-aligned FET process to further reduce the parasitic resistances. Both enhancement-mode and depletion-mode  $\delta$ -doped GaAs field-effect transistors are fabricated. The measured transconductance of the  $\delta$ -doped field-effect transistor is 240 mS/mm and is comparable to values obtained from selectively doped heterostructure transistors of the same geometry.

An abundance of new concepts for Schottky-gate field-effect transistors (FET's) arose since the advent of the two-dimensional electron gas (2DEG) in III-V semiconductor heterostructures.<sup>1-6</sup> These new concepts for FET's include, for example, high-mobility heterostructures,<sup>7-10</sup> semiconductor-insulator-semiconductor FET's,<sup>11,12</sup> and quantum well transistors.<sup>13,14</sup> Lattice matching of heterostructures, as required for devices with minority carriers, is not mandatory for majority-carrier devices such as FET's<sup>15</sup> thus making available a wide variety of materials. Experimental transconductances for depletion-mode selectively-doped heterostructure transistors (SDHT's) of the frequently used  $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}$  material system are typically 180–250 mS/mm at  $T = 300$  K and for a gate length  $\geq 1 \mu\text{m}$ .<sup>16-19</sup>

A two-dimensional electron gas has been achieved not only in these heterostructures, but also in GaAs homostructure by the use of the  $\delta$ -doping technique.<sup>20-22</sup> This technique allows us to localize the impurity atoms in one atomic monolayer of the host GaAs material, thereby generating a V-shaped quantum well. Even though the mobility of the  $\delta$ -doped planes drops with increasing doping concentration, the 2D conductivity,  $qn_{2\text{DEG}}\mu$ , increases steadily.<sup>22,23</sup> Therefore, the  $\delta$ -doping technique allows us to increase the mobility and conductivity beyond their respective values obtained by conventional *three-dimensional* doping procedures.<sup>23</sup> The potentially high performance of such FET's using a  $\delta$ -doped channel has been demonstrated recently.<sup>22</sup> In this letter we describe a new type of homostructure FET which uses the  $\delta$ -doping technique exclusively; i.e., (i) for nonalloyed ohmic contacts,<sup>20</sup> (ii) to decrease the parasitic resistances, and (iii) for the 2DEG as an electron channel. A self-aligned, two-mask process is used for device fabrication.

The basic structure of the FET is shown in Fig. 1. The sequence of layers epitaxially grown by molecular beam epitaxy (MBE) consists of a  $\delta$ -doped electron channel with a two-dimensional donor concentration of  $N_D^{2D} = 2-6 \times 10^{12} \text{ cm}^{-2}$ , a series of  $\delta$ -doped sheets ( $N_D^{2D} = 1 \times 10^{13} \text{ cm}^{-2}$ ,

$\mu = 2000 \text{ cm}^2/\text{V s}$ ) separated by  $20 \text{ \AA}$  and a series of six highly doped planes ( $N_D^{2D} = 5 \times 10^{13} \text{ cm}^{-2}$ ) for nonalloyed ohmic contact formation.<sup>20</sup> Typical contact resistances found here are in the  $10^{-6} \Omega \text{ cm}^{-2}$  range, again confirming our earlier work. Titanium ( $500 \text{ \AA}$ ) and gold ( $1500 \text{ \AA}$ ) are deposited in an evaporator immediately after the sample is removed from the ultrahigh vacuum MBE system. The first photolithographic step defines the active mesas, by etching (i) the Au, (ii) the Ti, and (iii) the GaAs. The height of the GaAs mesa is  $0.1 \mu\text{m}$ . The second photolithographic step defines both the source and drain contacts, as well as the gate electrode. The Ti/Au contact is etched through the photoresist gate window to separate the mesa into source and drain contact. Thereupon, the gate recess<sup>24,25</sup> follows with wet chemical etching and an etching depth of  $300-500 \text{ \AA}$ . Finally, the gate metallization (Ti/Au) is formed by a lift-off process. The self-alignment of Schottky-gate and ohmic electrodes by one single mask is made possible by elimination of the thermal annealing of the ohmic contact. Thus, a separation of ohmic and Schottky contacts of  $< 0.25 \mu\text{m}$  (see Fig. 1 for illustration) can be achieved with this two-mask process.




FIG. 1. Basic structure of the self-aligned  $\delta$ -doped GaAs FET. Three  $\delta$ -doped regions are used for nonalloyed ohmic contacts (top), to decrease the parasitic resistances (middle), and for the electron channel (bottom).

<sup>a)</sup> On leave from Max-Planck-Institut Für Festkörperforschung, Stuttgart, Federal Republic of Germany.

The energy-band diagram below the gate of a depletion-mode  $\delta$ -doped FET is shown in Fig. 2 for both zero bias (a) and negative pinch-off voltage (b). The donor plane of concentration,  $N_D^{2D}$ , is located at a distance  $z_D$  away from the Schottky barrier of height,  $\phi_B$ . One part of the electrons originating from the donor occupies surface states at the metal-semiconductor interface, while the remaining part forms the 2DEG. The threshold voltage<sup>26</sup> of a  $\delta$ -doped FET can be determined to be

$$V_{PO} = \phi_B - (z_D/\epsilon)qN_D^{2D}, \quad (1)$$

where the quantum size effect is neglected and the condition of validity is limited to long gate lengths. Equation (1) shows that for an appropriate choice of the distance  $z_D$  and doping concentration  $N_D^{2D}$  the pinch-off voltage can be  $< 0$  or  $\geq 0$ , corresponding to the depletion and enhancement-type FET operation. In a *conventional, homogeneously doped* metal-semiconductor FET (MESFET) the pinch-off voltage depends quadratically on the channel depth  $z$  according to

$$V_{PO} = \phi_B - [z^2/(2\epsilon)]qN_D. \quad (2)$$

Clearly, this quadratic dependence makes the threshold voltage control more sensitive to the etching depth as compared to the linear dependence of the  $\delta$ -doped FET inferred from Eq. (1). Therefore, the threshold-voltage control in a  $\delta$ -doped FET is superior to conventional MESFET's.

The enhancement-mode operation of a  $\delta$ -doped FET is shown schematically in Figs. 2(c) and 2(d) for the off-state (zero bias) and on-state (positive gate voltage), respectively. Enhancement-type operation of the  $\delta$ -doped FET can be achieved with either a lower doping concentration, or a reduced distance  $z_D$ , as indicated in Fig. 2(c). Practically, we determine the pinch-off voltage during the recess etch by simultaneously monitoring the source-drain current and stopping the etching at an appropriate drain current. Both types of FET's have a gate recess of *less* than 600 Å which is relatively shallow<sup>25</sup> and results in improved controllability of the gate recess. Figure 3 shows experimental current-voltage ( $I$ - $V$ ) characteristics of an enhancement-mode FET, including the source-gate Schottky characteristic [Fig.




FIG. 2. Energy-band diagram of a  $\delta$ -doped depletion-mode FET at zero gate-voltage (a), and at pinch-off (b), as well as of an enhancement-mode  $\delta$ -doped FET at zero bias (c), and at positive gate voltage (d).




FIG. 3. Gate-source (a) and drain-source (b) current-voltage characteristics of a  $\delta$ -doped enhancement-mode FET with  $L_g = 1.3 \mu\text{m}$  and  $W_g = 150 \mu\text{m}$ . The gate voltage is  $+0.7 \text{ V}$  for the top drain current trace.

3(a)] and the drain-source  $I$ - $V$  traces ( $L_g = 1.3 \mu\text{m}$ ,  $W_g = 150 \mu\text{m}$ ,  $V_{th} = -0.3 \text{ V}$ ). The turn-on voltages of the gate diodes are typically  $0.8 \text{ V}$ . The output characteristic [Fig. 3(b)] shows excellent pinch-off and a small output conductance in the saturation regime. The transconductance of the FET shown in Fig. 3 is  $153 \text{ mS/mm}$ .

In addition to enhancement-mode FET's, depletion-mode  $\delta$ -doped FET's were fabricated with gate lengths of  $1.3 \mu\text{m}$  (nominal length of  $1 \mu\text{m}$ ). Experimental results of the source-gate  $I$ - $V$  characteristics and of the output characteristic are shown in Figs. 4(a) and 4(b), respectively. The depletion-mode FET's have excellent pinch-off characteristics and a small output conductance in the saturated regime. The extrinsic transconductance of the  $\delta$ -doped FET is  $240 \text{ mS/mm}$ . To the best of the authors' knowledge, this transconductance is among the highest ever reported for *homosstructure* GaAs FET's employing the same device geometry. Both depletion-mode and enhancement-mode FET's have a relatively high gate breakdown voltage of  $V_b < -5 \text{ V}$ , typically  $-10$  to  $-15 \text{ V}$ . The origins of the high breakdown voltage are the *linear* potential drop between gate and channel<sup>22</sup> and the absence of doped material between gate and channel. Furthermore, we also do not observe any threshold voltage shift which is desirable for applications in integrated circuits.

In conclusion, a new Schottky-gate GaAs homostructure FET has been fabricated by using the  $\delta$ -doping technique during the growth by molecular beam epitaxy. Nonal-




FIG. 4. Gate-source (a) output (b) current-voltage characteristics of a  $\delta$ -doped depletion-mode FET with  $L_g = 1.3 \mu\text{m}$ ,  $W_g = 150 \mu\text{m}$ , and  $g_m = 240 \text{ mS/mm}$ . The gate voltage is  $+0.5 \text{ V}$  for the top drain current trace.

loyed,  $\delta$ -doped ohmic contacts are used for source and drain contacts. The two-dimensional specific resistance of the epitaxial layer is below  $50 \Omega$ . Enhancement-mode and depletion-mode FET's with high gate-breakdown voltage are realized. The threshold-voltage control of the  $\delta$ -doped FET is shown to have theoretical advantages when compared to conventional MESFET's. A measured transconductance of  $240 \text{ mS/mm}$  for a depletion-mode FET with a gate length of  $1.3 \mu\text{m}$  is achieved, which is comparable to the transconductance obtained with SDHT.

The authors would like to thank T. H. Chiu and M. D. Feuer for helpful discussions, and J. A. Ditzenberger for technical assistance.

<sup>1</sup>H. L. Störmer, R. Dingle, A. C. Gossard, W. Wiegmann, and M. D. Sturge, *Solid State Commun.* **29**, 705 (1979).

<sup>2</sup>R. Dingle, H. L. Störmer, A. C. Gossard, and W. Wiegmann, *Appl. Phys. Lett.* **33**, 665 (1978).

<sup>3</sup>A. C. Gossard, in *Molecular Beam Epitaxy and Heterostructures*, edited by L. L. Chang and K. Ploog (Martinus Nijhoff, Boston, 1985), p. 499.

<sup>4</sup>T. Ando, A. B. Fowler, and F. Stern, *Rev. Mod. Phys.* **2**, 437 (1982).

<sup>5</sup>G. Bauer, F. Kuchar, and H. Heinrich, editors, *Two-dimensional Systems, Heterostructures, and Superlattices* (Springer, New York, 1984).

<sup>6</sup>G. Bauer, H. Heinrich, and F. Kuchar, editors, *Two-dimensional Systems, Heterostructures, and Superlattices: Physics and Devices* (Springer, New York, 1986).

<sup>7</sup>T. Mimura, K. Joshin, and S. Kuroda, *Fujitsu Sci. Tech. J.* **18**, 243 (1983).

<sup>8</sup>T. J. Drummond, S. L. Su, W. Kopp, R. Fischer, R. E. Thorne, H. Morkoç, K. Lee, and M. S. Shur, *International Electron Device Meeting, Technical Digest (IEEE, Piscataway, 1982)* p. 586.

<sup>9</sup>M. Laviron, D. Delagebeaudeuf, P. Delescluse, P. Etienne, J. Chaplart, and N. T. Linh, *Appl. Phys. Lett.* **40**, 530 (1982).

<sup>10</sup>R. Dingle, M. D. Feuer, and C. W. Tu, in *VLSI Electronics II*, edited by N. G. Einspruch and W. R. Wissemann (Academic, New York, 1985), p. 215.

<sup>11</sup>K. Matsumoto, M. Ogura, T. Wada, N. Hashizume, T. Yao, and Y. Hayashi, *Electron. Lett.* **20**, 462 (1984).

<sup>12</sup>P. M. Solomon, C. M. Knoedler, and S. L. Wright, *IEEE Electron Device Lett.* **EDL-5**, 379 (1984).

<sup>13</sup>P. A. Maki, G. W. Wicks, and L. F. Eastman, *Proceedings of the IEEE/Cornell Conference on High-Speed Semiconductor Devices Circuit*, Ithaca, New York (1983), p. 209.

<sup>14</sup>K. Hikosaka, Y. Hirachi, and M. Abe, *IEEE Trans. Electron Devices ED-33*, 583 (1986).

<sup>15</sup>A. A. Ketterson, W. T. Masselink, J. S. Gedymin, J. Klem, C.-K. Peng, W. F. Kopp, H. Morkoç, and K. R. Gleason, *IEEE Trans. Electron Devices ED-33*, 564 (1986).

<sup>16</sup>R. Fischer, T. J. Drummond, J. Klem, W. Kopp, T. S. Henderson, D. Perrachione, and H. Morkoç, *IEEE Trans. Electron Devices ED-31*, 1028 (1984).

<sup>17</sup>H. Dämbkes, W. Brockerhoff, K. Heime, K. Ploog, G. Weimann, and W. Schlapp, *Electron. Lett.* **20**, 615 (1984).

<sup>18</sup>T. Mimura, S. Hiyamizu, T. Fujii, and K. Nanbu, *Jpn. J. Appl. Phys.* **19**, L225 (1980).

<sup>19</sup>L. H. Camnitz, P. J. Tasker, H. Lee, D. van der Merwe, and L. F. Eastman, *International Electron Device Meeting, Technical Digest (IEEE, Piscataway, 1984)*, p. 360.

<sup>20</sup>E. F. Schubert, J. E. Cunningham, W. T. Tsang, and T. H. Chiu, *Appl. Phys. Lett.* **49**, 292 (1986).

<sup>21</sup>E. F. Schubert and K. Ploog, *Jpn. J. Appl. Phys.* **24**, L208 (1985).

<sup>22</sup>E. F. Schubert, A. Fischer, and K. Ploog, *IEEE Trans. Electron Devices ED-33*, 625 (1986).

<sup>23</sup>E. F. Schubert, J. E. Cunningham, W. T. Tsang, and R. A. Höpfel (unpublished).

<sup>24</sup>H. Fukui, *IEEE Trans. Electron Devices ED-26*, 1032 (1979).

<sup>25</sup>C. A. Liechti, *IEEE Trans. Microwave Theory Tech. MTT-24*, 279 (1976).

<sup>26</sup>Usually the two terms *pinch-off voltage* and *threshold voltage* are used for depletion-mode and enhancement-mode FET's, respectively. Because Eqs. (1) and (2) apply to both types of FET's, we will *not* differentiate between the two terms.